Designer's™ Data Sheet

SWITCHMODE Series NPN Silicon Power Transistors


These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulator's, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits. SPECIFICATION FEATURES:

- VCEO(sus) 400 V
- Reverse Bias SOA with Inductive Loads @ T_C = 100°C
- Inductive Switching Matrix 2 to 4 Amp, 25 and 100°C
 - ... t_C @ 3A, 100°C is 180 ns (Typ)
- 700 V Blocking Capability
- SOA and Switching Applications Information.

MJE13005*

*Motorola Preferred Device

4 AMPERE
NPN SILICON
POWER TRANSISTOR
400 VOLTS
75 WATTS



MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|--|-----------------------------------|-------------|----------------|
| Collector-Emitter Voltage | V _{CEO(sus)} | 400 | Vdc |
| Collector-Emitter Voltage | V _{CEV} | 700 | Vdc |
| Emitter Base Voltage | V _{EBO} | 9 | Vdc |
| Collector Current — Continuous — Peak (1) | I _C | 4 8 | Adc |
| Base Current — Continuous — Peak (1) | I _B | 2 4 | Adc |
| Emitter Current — Continuous — Peak (1) | I _E IEM | 6 12 | Adc |
| Total Power Dissipation @ T _A = 25°C Derate above 25°C | PD | 2 16 | Watts mW/°C |
| Total Power Dissipation @ T _C = 25°C Derate above 25°C | PD | 75 600 | Watts mW/°C |
| Operating and Storage Junction Temperature Range | T _J , T _{Stg} | -65 to +150 | °C |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
|--|----------------|------|------|
| Thermal Resistance, Junction to Ambient | $R_{	heta JA}$ | 62.5 | °C/W |
| Thermal Resistance, Junction to Case | $R_{	heta JC}$ | 1.67 | °C/W |
| Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds | TL | 275 | °C |

⁽¹⁾ Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

Designer's and SWITCHMODE are trademarks of Motorola, Inc.

REV 3



ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

| Characteristic | | Symbol | Min | Тур | Max | Unit |
|---|--|--------------------|------------------|----------------------|-------------|------|
| *OFF CHARACTERISTICS | 3 | • | | • | | |
| Collector-Emitter Sustair (I _C = 10 mA, I _B = 0) | V _{CEO(sus)} | 400 | _ | _ | Vdc | |
| Collector Cutoff Current (VCEV = Rated Value, (VCEV = Rated Value, | ICEV | | _ | 1 5 | mAdc | |
| Emitter Cutoff Current (VEB = 9 Vdc, I _C = 0) | | IEBO | _ | _ | 1 | mAdc |
| SECOND BREAKDOWN | | | | | | _ |
| Second Breakdown Colle | ector Current with base forward biased | I _{S/b} | | S | ee Figure 1 | 1 |
| Clamped Inductive SOA | with Base Reverse Biased | RBSOA | | S | ee Figure 1 | 2 |
| *ON CHARACTERISTICS | | | | | | |
| DC Current Gain (I _C = 1 Adc, V _{CE} = 5 Vdc) (I _C = 2 Adc, V _{CE} = 5 Vdc) | | hFE | 10 8 | | 60 40 | _ |
| Collector-Emitter Saturat (I _C = 1 Adc, I _B = 0.2 A (I _C = 2 Adc, I _B = 0.5 A (I _C = 4 Adc, I _B = 1 Adc (I _C = 2 Adc, I _B = 0.5 A | V _{CE(sat)} | - - - | _ _ _ _ | 0.5 0.6 1 1 | Vdc | |
| Base–Emitter Saturation (I _C = 1 Adc, I _B = 0.2 A (I _C = 2 Adc, I _B = 0.5 A (I _C = 2 Adc, I _B = 0.5 A | V _{BE} (sat) | _ _ _ | _ _ _ | 1.2 1.6 1.5 | Vdc | |
| DYNAMIC CHARACTERIS | STICS | l | | 1 | | |
| Current–Gain — Bandwidth Product (IC = 500 mAdc, VCE = 10 Vdc, f = 1 MHz) | | fT | 4 | _ | _ | MHz |
| Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, | f = 0.1 MHz) | C _{ob} | _ | 65 | _ | pF |
| SWITCHING CHARACTER | RISTICS | | | • | | |
| Resistive Load (Table 2 |) | | | | | |
| Delay Time | | ^t d | _ | 0.025 | 0.1 | μs |
| Rise Time | (V _{CC} = 125 Vdc, I _C = 2 A, | t _r | _ | 0.3 | 0.7 | μs |
| Storage Time | l _{B1} = l _{B2} = 0.4 A, t _p = 25 μs, Duty Cycle ≤ 1%) | t _S | _ | 1.7 | 4 | μs |
| Fall Time | 1 | tf | _ | 0.4 | 0.9 | μs |
| Inductive Load, Clampe | ed (Table 2, Figure 13) | | | | | |
| Voltage Storage Time | | t _{SV} | _ | 0.9 | 4 | μs |
| Crossover Time | (I _C = 2 A, V _{clamp} = 300 Vdc, I _{B1} = 0.4 A, V _{BE(off)} = 5 Vdc, T _C = 100°C) | t _C | _ | 0.32 | 0.9 | μs |
| | I IRT = U.4 A. VRE(AH) = 5 VUC. IC = 1UU*C) | _ | | | | |

^{*}Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.




Figure 1. DC Current Gain




Figure 2. Collector Saturation Region




Figure 3. Base-Emitter Voltage




Figure 4. Collector-Emitter Saturation Voltage




Figure 5. Collector Cutoff Region




Figure 6. Capacitance




Figure 7. Inductive Switching Measurements

Table 1. Typical Inductive Switching Performance

| I _C | TC °C | t _{SV} ns | t _{rv} ns | t _{fi} ns | t _{ti} ns | t _C ns |
|----------------|-------|-----------------------|-----------------------|-----------------------|-----------------------|----------------------|
| 2 | 25 | 600 | 70 | 100 | 80 | 180 |
| | 100 | 900 | 110 | 240 | 130 | 320 |
| 3 | 25 | 650 | 60 | 140 | 60 | 200 |
| | 100 | 950 | 100 | 330 | 100 | 350 |
| 4 | 25 | 550 | 70 | 160 | 100 | 220 |
| | 100 | 850 | 110 | 350 | 160 | 390 |

NOTE: All Data recorded in the inductive Switching Circuit In Table 2.

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}

t_{rV} = Voltage Rise Time, 10−90% V_{clamp}

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

t_C = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN–222:

$$PSWT = 1/2 VCCIC(t_c)f$$

In general, t_{rV} + $t_{\text{fi}} \simeq t_{\text{C}}$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE




Figure 8. Turn-On Time




Figure 9. Turn-Off Time

Table 2. Test Conditions for Dynamic Performance

| | REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING | RESISTIVE SWITCHING |
|----------------|---|--|
| TEST CIRCUITS | DUTY CYCLE \leq 10% $_{1N4933}$ $_{33}$ $_{1N4933}$ $_{33}$ $_{1N4933}$ $_{33}$ $_{1N4933}$ $_{33}$ $_{1N4933}$ $_$ | TUT SCOPE |
| CIRCUIT | Coil Data: GAP for 200 μ H/20 A V_{CC} = 20 V Full Bobbin (~16 Turns) #16 V_{Coil} = 200 μ H V_{clamp} = 300 Vdc | V_{CC} = 125 V R_{C} = 62 Ω D1 = 1N5820 or Equiv. R_{B} = 22 Ω |
| TEST WAVEFORMS | OUTPUT WAVEFORMS $t_f \text{ CLAMPED} \\ t_f \text{ UNCLAMPED} \approx t_2 \\ t_1 \text{ ADJUSTED TO} \\ OBTAIN I_C \\ t_1 \approx \frac{L_{coil} (IC_{pk})}{V_{CC}} \\ VCE \\ VCE \\ VCE \\ TIME \\ t_2 \approx \frac{L_{coil} (IC_{pk})}{V_{clamp}} \\ t_3 \approx \frac{L_{coil} (IC_{pk})}{V_{clamp}} \\ t_4 \approx \frac{L_{coil} (IC_{pk})}{V_{clamp}} \\ t_5 \approx \frac{L_{coil} (IC_{pk})}{V_{clamp}} \\ t_7 \approx \frac{L_{coil} (IC_{pk})}{V_{clamp}} \\ t_8 \approx \frac{L_{coil} (IC_{pk})}{V_{clamp}} \\ t_9 \approx \frac{L_{coil} (IC_{pk})}{V_{clamp}} $ | t _r , t _f < 10 ns Duty Cycle = 1.0% R _B and R _C adjusted for desired l _B and l _C |




Figure 10. Typical Thermal Response $[Z_{\theta JC}(t)]$

MJE13005

The Safe Operating Area Figures 11 and 12 are specified ratings for these devices under the test conditions shown.




Figure 11. Forward Bias Safe Operating Area




Figure 12. Reverse Bias Switching Safe Operating Area

SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

 $T_{J(pk)}$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage—current conditions during reverse biased turn—off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete RBSOA characteristics.





Figure 13. Forward Bias Power Derating

PACKAGE DIMENSIONS



| | INC | HES | MILLIMETERS | | |
|-----|-----------|-------|-------------|-------|--|
| DIM | M MIN MAX | | MIN | MAX | |
| Α | 0.570 | 0.620 | 14.48 | 15.75 | |
| В | 0.380 | 0.405 | 9.66 | 10.28 | |
| C | 0.160 | 0.190 | 4.07 | 4.82 | |
| ם | 0.025 | 0.035 | 0.64 | 0.88 | |
| F | 0.142 | 0.147 | 3.61 | 3.73 | |
| G | 0.095 | 0.105 | 2.42 | 2.66 | |
| Н | 0.110 | 0.155 | 2.80 | 3.93 | |
| 7 | 0.018 | 0.025 | 0.46 | 0.64 | |
| K | 0.500 | 0.562 | 12.70 | 14.27 | |
| L | 0.045 | 0.060 | 1.15 | 1.52 | |
| N | 0.190 | 0.210 | 4.83 | 5.33 | |
| ø | 0.100 | 0.120 | 2.54 | 3.04 | |
| R | 0.080 | 0.110 | 2.04 | 2.79 | |
| S | 0.045 | 0.055 | 1.15 | 1.39 | |
| T | 0.235 | 0.255 | 5.97 | 6.47 | |
| 5 | 0.000 | 0.050 | 0.00 | 1.27 | |
| ٧ | 0.045 | | 1.15 | | |
| 7 | | 0.080 | | 2 04 | |

MJE13005

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and a feed and products are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design=NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



